S1 Core
From Wikipedia, the free encyclopedia
S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. Based on Sun Microsystems' UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the license Sun chose for the OpenSPARC project.
The main goal of the project is to keep the S1 Core as simple as possible to encourage developers. The major differences between T1 and S1 include:
- S1 Core only has one 64-bit SPARC Core (supporting 4 independent threads of execution) instead of 8 cores
- S1 Core adds a Wishbone bridge, a reset controller and a basic interrupt controller
[edit] See also
[edit] External links
- Simply RISC - S1 Core
- s1: Home
- Open Directory: Computers: Hardware: Components: Processors: SPARC: Open Source
 |
This microcomputer/microprocessor-related article is a stub. You can help Wikipedia by expanding it. |
 |
This computer hardware-related article is a stub. You can help Wikipedia by expanding it. |
